Identification of dipole disorder in low temperature solution processed oxides: its utility and suppression for transparent high performance solution-processed hybrid electronics†

Kulinder Banger,†a Christopher Warwick,‡a Jiang Lang,‡a Katharina Broch,‡a Jonathan E. Halpert,a Josephine Socraticus,a Adam Brown,a Timothy Leedham§b and Henning Sirringhaus*a

The ability to deposit high-quality inorganic semiconductors and dielectrics from solution at low process temperatures (~200 °C) has become a very important research focus. During the course of our investigation, we identify the presence of an induced dipole present in solid state solution processed inorganic oxide insulator layers processed at reduced temperature (200–350 °C) from either molecular precursors, or well-dispersed metal oxide nanoparticles. Chemical composition analysis coupled with electrical measurements shows that the dielectric instability occurs due to proton migration via the Grotthuss mechanism inducing a long lived dipole disorder. Thus we established conditions for suppressing this effect to afford "ideal" high-κ dielectric layer. Using this methodology, solution processed all inorganic thin film transistors (TFTs) with charge carrier mobilities exceeding 6 cm² V⁻¹ s⁻¹ operating at low voltage (5 V) have been achieved. In addition, we show the broad utility of the perovskite high-κ dielectric when processed with state of the art polymer and single crystal organic semiconductors yielding mobilities of approx. 7 cm² V⁻¹ s⁻¹ at only 4 V. These transparent devices demonstrate excellent electrical device stability and a threshold voltage shift of only 0.41 V over 14 h, which is comparable, or better than sputtered oxide films.

Introduction

Solution processed TFTs for enabling technologies such as transparent low-temperature, large-area flexible electronics and displays have made great advances with mobilities for both organic and inorganic semiconductor devices exceeding 1–10 cm² V⁻¹ s⁻¹ having been reported. However, for both types of devices, less attention has been directed to compatible, low-temperature, solution-processed gate insulating layers. Consequently, a high κ dielectric material which can be coupled for use in both organic and inorganic transistors has long been sought after. In mainstream use for organic TFTs the dominant dielectric materials of choice are polymer dielectrics such as poly(methyl methacrylate) (PMMA), CYTOP™ or benzoeryclobutene (BCB) due to their good film forming properties, but the tradeoff is the low intrinsic relative dielectric permittivity (κᵣ = 1.0–3.5) and need for thick films. For low voltage operation a range of high-κ gate dielectries have been considered, including self-assembled monolayer dielectrics,11–13 ion gel-polymer electrolytes,14,15 and more recently ferroelectric materials.16 For solution processed, wide bandgap metal oxide TFTs, most studies have used thermal SiO₂ or vacuum deposited SiNₓ as insulating layer, since the focus has been on developing solution processable semiconducting materials.17 Studies which report solution processed oxide gate insulators often employ relatively high temperature processes for the formation of the dielectric.18–22 More recently, a few groups have reported solution processed dielectric layers formed at low process temperature (<300 °C); often these studies report unexpectedly high charge carrier mobilities, significant hysteresis in the device characteristics and rarely an attempt is made to characterize device stability.23,24 Hence, there is an urgent need to understand these unexpected characteristics, instability and the device physics to enable full realization of all solution, low-temperature processed oxide TFTs.

The key requirements for a high performance gate dielectric layer are a high and constant, frequency- and gate voltage-independent relative permittivity, κᵣ, low leakage current, high breakdown field, a defect-free interface with the semiconductor
layer to afford a good operational/stress stability and, ideally, the ability to be used flexibly in either top or bottom gate configurations. Ta$_2$O$_5$ appears a suitable choice as a high-$k$ dielectric for solution process development, however due to its band alignment it is unable to provide sufficient charge confinement at the interface with a high bandgap oxide semiconductor and hence a passivating layer is required. Alumina, although having only a moderately high relative permittivity ($\varepsilon_r \sim 6$–9), addresses these requirements, with the added benefit of optical transparency and suitable band edge alignment with sufficient interfacial confinement for both electrons and holes. In our initial reference experiments, InZnO metal oxide TFTs fabricated on alumina dielectrics grown by atomic layer deposition (ALD) exhibited excellent performance. These devices exhibited low threshold voltage shift of only 0.9 V (vs. 1.7 V for SiO$_2$) when applying a constant current stress of 5 $\mu$A over 14 h and no distinct degradation in any of the other TFT parameters (Fig. S1 and 2†). Hence, in this study we are focusing on alumina for developing a viable solution processing route.

We have previously demonstrated a powerful materials platform for highly stable solution processed InZnO as well as quaternary oxide semiconductors using tunable metal alkoxide chemistry, where due to the large built in dipole moment (M$^{\text{--}}$O$^{\text{--}}$) these compounds have a low activation energy for oxolation to the fully formed metal oxide. Thus, to investigate the feasibility of utilizing the alkoxide chemistry we fabricated solution processed alumina layers from [Al(OCH(CH$_3$)$_3$)$_2$]$_n$, measured their dielectric behavior and integrated them as gate insulators into solution processed InZnO TFTs. Additionally, we also fabricated devices from metal salts to begin to probe the underlying instability mechanism often observed for fully solution processed dielectric/semiconductor junctions.

**Results**

Alumina metal–insulator–metal (MIM) devices with Al metal top electrodes were fabricated (with thicknesses of 84–95 nm, $T_{\text{Ref}}$ range 275–550 °C) and the permittivity response was recorded as a function of annealing temperature and frequency (Fig. 1a). From the inset semi-log plot, the relative permittivity values are as expected for Al$_2$O$_3$ ($\varepsilon_r \sim 6$–9) and appear reasonably stable in the frequency range of 100–10 000 Hz which is often used to extract capacitance values of the gate dielectric for the purpose of calculating the field-effect mobility. In addition, the recorded leakage current (10 nA mm$^{-1}$ at 1 mV cm$^{-1}$) and break down voltage (>6 mV cm$^{-1}$) (Fig. S3†) were reasonable. Working TFTs fabricated from solution processed amorphous InZnO (annealed at $T_{\text{Ref}}$ 275 °C) were then fabricated on analogously processed Al$_2$O$_3$ layers (Fig. 1c and S4a–c†). Dielectric layers processed at 550 °C exhibit a mobility of 1.5 cm$^2$ V$^{-1}$ s$^{-1}$ at 40 V, and a conventional clockwise hysteresis between forward and reverse IV curves indicating charge trapping of electrons in the accumulation layer. This behavior is similar to that of reference devices prepared on SiO$_2$ gate dielectrics. Surprisingly, when the dielectric fabrication temperature is reduced, there is an increase in apparent TFT mobility. We call this mobility “apparent” because it is overestimated as discussed below. As previously observed by other groups, our TFT devices with an alumina dielectric layer demonstrated what appears to be good transistor characteristics, i.e. a gate field modulated current, low leakage (<1 nA), turn on at −0 V, small hysteresis (−0.2 V), sub threshold value (<0.7 V per decade), and high field effect apparent mobility of near 25 cm$^2$ V$^{-1}$ s$^{-1}$ (at 1 V).

We found this high “apparent” mobility to be reproducible across different devices on each substrate and between runs, in some cases mobilities up to 50–75 cm$^2$ V$^{-1}$ s$^{-1}$ were observed. However, we noted that TFTs with alumina processed at reduced temperatures demonstrate an “anticlockwise” hysteresis between the forward and reverse sweep. The enhancement of apparent mobility with reduced process temperature of the dielectric is unexpected as is the change in directional hysteresis; to understand this further we began to probe the dielectric properties in more detail.

When examining the normalized capacitance vs. frequency (CF) response in more detail (Fig. 1a) we noticed a distinct process-temperature dependence of the low-frequency permittivity below 1 kHz. MIM devices processed at 550 °C exhibit a frequency-independent permittivity behavior. However upon reduction of the process temperature to <350 °C we begin to observe a progressive, significant increase in the permittivity at low frequencies. This is even more apparent in alumina films spin coated from an aqueous solution of Al(NO$_3$)$_3$ (130–145 nm), Fig. 1b. Since the TFT device characteristics were measured in quasi-static conditions, the use of capacitance values extracted at 1 kHz (as often used in the literature), can lead to erroneous overestimation of mobility values. Thus, the apparent high mobilities of 25–75 cm$^2$ V$^{-1}$ s$^{-1}$ quoted above for our low-temperature processed dielectrics are an artefact due to underestimation of the true low-frequency capacitance.

This was further confirmed when we compared the TFT transfer curves measured in pulsed mode and standard continuous mode (Fig. 2a & S4d†). During a continuous mode transfer scan the gate voltage is continuously increased from −0.5 V to +5 V and then subsequently decreased again. When taking these measurements slowly, for a total sweep time of 30–60 s, we observed a very large anticlockwise hysteresis, the device could not be turned off on the reverse scan and the ‘apparent’ extracted mobility was high. In contrast, for pulsed mode measurements a discrete gate voltage is applied to the TFT, the drain current ($I_D$) is measured and then the gate voltage is reset to a “rest” voltage before taking another measurement at the next gate voltage. In these measurements, depending on the magnitude of “rest” voltage, the hysteresis is substantially reduced with a concomitant reduction in mobility to a more reasonable value. We confirmed that the induced dipole effect was also present in other solution processed material systems (ZrO$_2$, HfO$_2$), was not dependent on the specific choice of molecular precursor (organometallic and non-carbon based), and was also present when using nanoparticle-based inks, supporting the fact that this was an intrinsic property (Fig. S5–7†).

Kata et al. previously reported solution-processed sodium-$\beta$-Al$_2$O$_3$ (SBA) dielectric layers, whereby “trapped” sodium cations within the alumina lattice would lead to extremely high
capacitance. Dynamic-SIMS analysis indeed reveals somewhat higher concentrations of alkaline and alkaline earth impurities in our solution processed alumina vs. the reference ALD-alumina dielectric (Fig. 2b). In order to ascertain if these metal cations were responsible for the instability we fabricated films using high metal purity Al(NO$_3$)$_3$ and 2-methoxyethanol (Fig. S8†). CF measurements on MIM device structures with the high purity solution deposited alumina layer processed below 350°C again reveals a reproducible increase in capacitance below 1 kHz. Thus ppm level metal impurities are unlikely to be fully responsible for the observed instability effect in our case. Early work on PECVD fabricated devices by Jiang et al., showed that hydrogen incorporation into SiO$_2$ gate insulator leads to TFTs with low operation voltage through diffusion of protons via a hopping mechanism. Interestingly, for solution processed oxide semiconducting thin films the incorporation of residual hydrogen is known to occur during the condensation process for –M–O–M– formation. Since we observe the induced dipole effect for oxide dielectric systems fabricated from both aqueous systems, (Fig. 1b), and also in alkoxide based, i.e. non-carbon and carbon-based, respectively, this suggests the C vs. F instability occurs from hydrogen incorporation, which can be through incomplete precursor condensation (M–OH–M).

**Chemical analysis of solution processed layers**

Utilizing time-of-flight secondary ion mass spectrometry (TOF-SIMS) we obtained a 3-dimensional map for hydrogen content on a 5.0 mm$^3$ volume on our alumina films showing both lateral and depth distribution. Fig. 2c shows a graphical representation of the SIMS traces for H, Al and O, whereby the opacity for the metal oxide host matrix, which makes up the film has been reduced by 60%, and the threshold tolerance for hydrogen is set between 55 and 80% to allow for greater clarity. As expected not only do we see hydrogen on the surface (X–Y 1D plot), but importantly we also detect a significant concentration of hydrogen within the bulk of the film (Y–Z, X–Z plots). To validate if the observed induced dipole occurs through a similar hydrogen doping mechanism for our films, we undertook further REELS and XPS analysis comparing our solution processed alumina layers annealed at 200–400°C with reference ALD-Al$_2$O$_3$. Samples were cleaned *in situ* through a low energy argon sputtering step to remove any absorbed surface contributions before being probed. Modeling the XPS spectra for the O1s peak to 3 environments assignable to hydroxide species, O$_{OH}$, oxygen vacancies, O$_{vac}$, and fully coordinated lattice oxygen, O$_{lattice}$, at binding energies of 531, 530 &
529 eV respectively, we see a progressive increase in the hydrogen content for films fabricated at lower temperatures (Fig. S9, Table S1†). Importantly, there is also a concerted increase in the O_vac concentration, which may thus provide vacancy sites for facile hydrogen diffusion to occur.

REELS analysis for our solution spun alumina films along with our reference ALD-alumina, confirm the bandgap (E_g) extracted from the onsets of band-to-band transitions, at 6.8 eV and 7.5 eV respectively, which is in good agreement with literature (Fig. S9a†). The primary elastic peak at 0 eV, is due to the elastically scattered electrons in contact with non-proton nuclei, whereas the much lower intensity shoulder at ~1.8 eV is assignable to electrons elastically scattered from hydrogen atoms within the film. Thus the relative strength of the hydrogen related shoulder provides evidence for an increased hydrogen concentration in samples annealed at 200 °C with respect to those at 300 and 400 °C. Additionally our XPS analysis shows a decrease in the Al at% for lower annealing temperatures which suggests the formation of intrinsic cation vacancies with six nearest neighbor oxygen dangling bonds near the valence band maximum. For metal oxide systems, proton transport is reported to proceed through the Grotthuss mechanism involving two stages: (i) HO dipole reorientation entailing rotation of the proton around the oxygen site about the M–O–M bond vector following by (ii) proton hopping between neighboring oxygen atoms in the octahedral system, generally along the facial or meridian facets. Recent DFT calculations on amorphous Al2O3 (ref. 39) show occupancy of the bulk Al_vac by intrinsic H⁺ where the proton sits in the electron cloud of an oxygen ion, creating a stable defect with charge ranging from q = +1 at the valence band maximum to q = −2. Thus the charge state of nearest neighbor O atoms becomes more negative with increasing formation hence increased proton binding with calculated dipole of 3.0 D. Additionally, experimental studies by Kroger et al. have discussed the facile diffusion of hydrogen in intrinsic defects within alumina. The origin of the hydrogen moiety occurs from incomplete condensation from both alkoxide precursors, however when investigating non carbon based precursors in a aqueous system, [M(OH)]₃⁺ we still observe the induced dipole, (Fig. 1b). Therefore, our observations support the hypothesis that the observed increase in capacitance at low frequencies in our low temperature processed gate insulators is caused primarily by the significant H concentration left in the films after the incomplete sol–gel densification process (–M–OH–M–) that leads to slow formation or reorientation of dipole moments, or the migration of protons towards the active interface when a positive gate voltage is applied.

For certain applications the formation of an induced dipole might be beneficial. For example, in some of our low-temperature
solution-processed dielectric systems we have obtained preliminary evidence that the low frequency dielectric constant can reach high values potentially suitable for supercapacitor applications.\textsuperscript{28-30} However, for most electronic applications that require fast switching this induced dipole instability needs to be eliminated. For semiconducting InZnO doping with elements such as Ga which exhibit a high Gibbs energy of oxidation is a proven way to stabilize charge carrier densities through reducing the formation of oxygen vacancies, that can act as undesirable electronic dopants\textsuperscript{26,41} for TFT's and additionally for stabilization of electron transport in hybrid solar cell.\textsuperscript{42,43} Motivated by this analogy, we decided to investigate doping of alumina layers with lanthanum. LaAlO\textsubscript{3} has a high relative permittivity of $\varepsilon_r \approx 26$ and, importantly, a similar band edge alignment with metal–oxide semiconductors as SiO\textsubscript{2}, thus likely to present a large enough potential barrier for electron confinement at the interface.

**Solution processed doped alumina dielectrics**

We synthesized a new La alkoxide precursor namely La$_2$(OMIP)$_4$Cl$_2$, by refluxing LaCl$_3$ in 1-methoxy-2-propanol (MIP, CH$_3$CH(OH)CH$_2$OCH$_3$). Suitable crystals were grown to allow for characterization via single crystal X-ray diffraction (Fig. 3a and S10†). The precursors exist in a dimeric form bridging through the bidentate ligand, whereby a halide group resident on each metal centre has been replaced by a methoxyisopropanate ligand through a metathesis mechanism. Alumina films with increasing La doping (1.5, 3.0, 12.5 at%) were annealed and processed into MIM structures. Relative permittivity vs. frequency plots (Fig. 3b) reveal an increasing stabilization of the capacitance below 10 kHz towards a frequency independent behavior as the concentration of La doping is increased. Complete suppression of the induced dipole type behavior occurs with 12.5 at% La doping, corresponding to a clean, frequency-independent relative permittivity of 5.9 for samples processed at 250 °C. This value increases to 12 when films were annealed at higher temperatures (450 °C, Fig. S11†).

When the La composition is increased to reflect the LaAlO\textsubscript{3} stoichiometry (La at% 20), capacitance vs. frequency experiments continue to show suppression of the induced dipole effect and an increase in permittivity $\varepsilon > 9$ for films fabricated at 200 °C with an area capacitance of 128 nF cm$^{-2}$, Fig. 3c. This compares very well to the current standard reference for thermally grown, 100 nm thick SiO\textsubscript{2} recorded at 38 nF cm$^{-2}$, and with the reported high temperature (>500 °C) solution processed sodium-β-Al$_2$O$_3$ of 350 nF cm$^{-2}$ at 1 MHz.\textsuperscript{31} Normalized plots of current density vs. applied field demonstrate excellent

![Fig. 3](image-url)
Chemical Science

Evaluation of TFT device performance and stability

To validate our low temperature high \( k \) dielectric we fabricated working transistors with binary solution processed In\(_2\)O\(_3\) as semiconducting channel layer without doping due to the low thermal budget (200 °C), of the In\(_2\)O(CH(CH\(_3\))\(_2\))\(_{13}\) precursor.\(^{23}\) In addition, unlike sputtered metal oxides which require doping to achieve stable devices such as IGZO, chemical derived “solution processed” indium and indium zinc oxides TFT devices have demonstrated similar electrical stability to sputter devices without the need for doping.\(^{3,4,45}\) Thus working TFT’s were fabricated on highly doped Si substrates with our solution processed LaAlO\(_3\) dielectric layer (film thickness 92 nm).

Solution processed TTFTs with LaAlO\(_3\) gate insulators and In\(_2\)O\(_3\) semiconducting layers processed at a maximum process temperature of 200 °C exhibits low voltage operation with maximum field effect mobilities approaching 6 cm\(^2\) V\(^{-1}\) s\(^{-1}\) at only 5 V gate bias (Fig. 4a). Importantly these devices show no anticlockwise hysteresis (<0.001 V) or scan rate dependence instability and exhibit a subthreshold swing of 0.2 V dec\(^{-1}\), high ON/OFF ratios ~ 10\(^5\), low onset voltage \( V_{on} \) of ~0.7 V and low gate leakage of 0.1 nA. Capacitance vs. voltage measurements on MIS structures demonstrate distinct depletion regions and full accumulation between 3 and 5 V with minimum hysteresis between forward and reverse traces (Fig. S18†). Statistical analysis for our solution processed LaAlO\(_3\)/In\(_2\)O\(_3\) devices were also undertaken and is shown in Fig. 4b (Fig. S19†). These demonstrate excellent uniformity within 42 TFT devices, with mobility centered on 5.0 ± 0.53 cm\(^2\) V\(^{-1}\) s\(^{-1}\), and \( V_{on} \) at 0 V with minimum clockwise hysteresis (<0.1 V). Current stress stability measurements were carried out through application of a constant current of 3 and then 5 \( \mu \)A to the same device over 17 h as previously described. The shift in threshold voltage initially follows a stretched exponential behavior with \( \Delta V_h \) stabilizing after ~14 h at a small value of 0.4 V and continuing to show no further degradation as recorded up to 17 h. No significant degradation was detected in any of the other TFT parameters (Fig. S20†). This is evidence for excellent operational stress stability.

To explore the potential of our new low temperature, solution processed high-\( k \) dielectric we also investigated its use with several state-of-the-art organic semiconductors including small molecule 2,7-diocetyl[1]benzothieno[3,2-b:3',2'-b']benzothiophene (C\(_{24}\)-BTBT)\(^{6}\) and single crystal rubrene,\(^{46} \) both in bottom-gate configuration, as well as the solution processable donor-acceptor polymer, N,N-diketopyrrolo-pyrrole di(thienylthieno[3,2-b]thiophene (DPP-DTT)\(^{47} \) in top-gate configuration. The transfer and output curve for the hybrid TFT’s are depicted in Fig. 4d and S21†. Polycrystalline C\(_{24}\)-BTBT was grown in a similar manner as previously reported.\(^{48} \) For C\(_{24}\)-BTBT we observe ideal TFT behavior (\( W = 375 \mu m \) and \( L = 50 \mu m \)), with both linear and saturation mobilities approaching 6 cm\(^2\) V\(^{-1}\) s\(^{-1}\) at only 1 V. In the case of the TTFTs with rubrene semiconducting channel layers, we again see excellent transfer characteristics. The relatively low calculated saturation mobility of 1–1.5 cm\(^2\) V\(^{-1}\) s\(^{-1}\) is due to a combination of contact resistance effects that are clearly apparent in the output characteristics (Fig. S21†) and the previously observed reduction of the mobility of rubrene in contact with high \( k \) dielectrics.\(^{46} \) It is remarkable that even the top-gate DPP-DTT devices functioned well, although in these structures we observed formation of some microscopic cracks in the film after the annealing of the oxide layer on top of the polymer, presumably as a result of a mismatch in the thermal expansion of the different layers (Fig. S21†).
Discussion

We have identified the presence of a slow polarisation component due to slow formation/reorientation of dipole moments in low temperature, solution processed oxide dielectrics. The induced dipole in the dielectric layer results in a frequency dependent permittivity that needs to be taken into account when extracting field-effect mobilities from low-temperature, solution-processed oxide TFTs. This also explains when these low temperature processed oxide dielectrics, when used in a TFT junction, the observed directional I–V hysteresis change from the accepted clockwise to anticlockwise due to the persistence of the induced dipole upon removal of the gate field. Chemical analysis based on dynamic-SIMS, 3D-TOF-SIMS, XPS and REELS suggests the induced dipole effect to be related to the significant hydrogen concentration remaining in low-temperature processed oxide dielectrics. Examination of LaAlO₃ dielectric layers systems fabricated from both carbon and non-carbon containing precursors supports the occurrence of the instability to be precursor independent and more likely through hydrogen.

We have shown that the induced dipole can be suppressed and high quality dielectrics can be realized at low process temperature (200 °C) by inclusion of a ternary element with a high Gibbs energy of oxidation, such as La. Our findings are important not only for the realization of high performance, low voltage, solution-processed oxide TFTs and the correct interpretation of their characteristics, but also more widely for the development of new low temperature functional oxide materials for a wide range of applications in optoelectronics, energy storage or energy conversion.

Fig. 4 Evaluation of TFT performance, uniformity and stability: (a) output and transfer characteristics of solution-processed BGTC In₂O₃ TFTs with LaAlO₃ gate dielectric fabricated from [Al(OIPr)₃]₃La, [La₂(OMIP)₄Cl₂] and In₂O(CH(CH₃)₂)₁₃ at a maximum processing temperature $T_{\text{max}}$ of 200 °C ($V_{DS}$ 0.1, 0.2 V in the transfer characteristics); (b) uniformity study across an array of 42 isolated TFTs ($W/L = 10$); (c) constant current stress measurements on solution processed In₂O₃ indium oxide solution processed channel layer with LaAlO₃ dielectric with a 3 μA and 5 μA applied stress over ~17 h, W/L = 10. (d) BGTC schematic S/D electrodes – gold, metal oxide or organic semiconductor – red, LaAlO₃ – green, gate electrode – blue (e) transfer curves of hybrid BGTC TFTs with our solution processed LaAlO₃ gate dielectric and polycrystalline films of C₈-BTBT ($W = 375$ μm, $L = 50$ μm, left) and (f) single crystal rubrene ($W = 121$ μm, $L = 20$ μm, right).
Materials and methods

Inks/reagents/chemicals

Indium isopropoxide cluster \( \text{In}_n	ext{O(OCH(CH_3)_2)} \), zinc bis methoxymethoxide \( \text{Zn(OCH}_{2}	ext{CH}_2	ext{OCH}_3)_{2} \), and \( \text{La}_2\text{C}_{44}	ext{H}_{96}	ext{O}_{12}\)Cl4 coordination derivatives were obtained from Multivalent Ltd (Eriswell, UK) as 0.1 M and 0.3 M parent alcohol solutions and used as received.

TFT fabrication

Dielectric layers

ALD. A Beneq TFS200 system was used for depositing \( \text{Al}_2\text{O}_3 \) at 150 °C using \( \text{Al(OPr)} \), purchased from ABCR GmbH, and deionized water. Solution processed dielectric layers using alkoxides molecular precursors were fabricated by flooding the substrate with filtered inks (0.2 μm filters) and then spin coating under an inert, nitrogen atmosphere using a maximum spin speed of 4000 rpm and a spin time of 40 seconds. Samples were then either used as is, or subjected to a brief heating cycle at 200 °C for 5 minutes. The step was repeated for a second time and annealed for 2 h in air at designated temperatures. Reference samples from metal nitrates and oxyl halides where fabricated using 0.3 M inks made by dissolving the respective salt in the desired alcohol solution or high purity water \( (\text{M}_2 \text{O} \text{I}) \) and stirred for 24 h before use. Metal oxide layers were made in an analogous manner as described above but in air. All process temperatures recorded were from surface mounted calibrated thermocouples.

Channel layers. Solution processed InZnO or \( \text{In}_2\text{O}_3 \) oxide TFTs are prepared on solution processed dielectric layers (see above) premade on doped Si substrates, or quartz coated with ITO 10 ohm sq⁻¹. Substrates were cleaned by solvent cleaning, drying, and oxygen plasma treatment. Semiconducting channel layer were fabricated by spin coating under an inert, nitrogen atmosphere using a maximum spin speed of 4000 rpm and a spin time of 60 seconds. Samples were then used as is before removal to air, and annealed at stated temperatures for 2 hours with \( \text{in situ} \) exposure to UV254 nm 5–8 mW cm⁻² using a hand held Lab UV lamp in air (UVP Cambridge Inc). Temperature monitoring and calibration was achieved by mounting a thermocouple probe directly on the substrates which confirmed the maximum process temperature was ±3 °C of the set point anneal temperature. In addition, a second thermocouple probe was placed 10 mm above the coated wafers where a maximum headspace temp was noted not to exceed the set-point value. Tungsten contacts of <50 nm thickness were sputtered through a shadow mask to form source and drain electrodes in a bottomgate, top-contact (BGTC) thin film transistor. The transistors were isolated by patterned wet chemical etching.

Solution processed hybrid TFTs

Organic channel layers. BGTC organic channel layers for \( \text{C}_{88}\text{BTBT} \), rubrene were fabricated as cited in the main body of text. But briefly organic layers were grown on pre-fabricated \( \text{La}_2\text{O}_3 \) processed at 200 °C. The surface energy was modified using \( \text{H}_3\text{PO}_4 \) as described elsewhere.²⁸ Samples were then completed by thermal evaporation of gold source and drain contacts through a shadow mask. TGBD DPP-DTT devices; on cleaned quartz substrates, photolithographically defined electrodes of Cr/Au (3 nm/18 nm) were evaporated over which DPP-DTT was spin coated from a solution of dichlorobenzene. The sample was annealed at 100 °C for 60 min. Then an ultra-thin organofluorine layer (Teflon, CYTOP®™) was spin coated on top and subjected to a brief heating step to remove the volatile fluorinated solvent (80 °C 30 min). \( \text{La}_2\text{O}_3 \) was then deposited on top via spin coating the metal oxide inks as described earlier and then entire stack and then annealing at 180–200 °C to facilitate densification. The device was completed by thermal evaporation of the metal gate through a shadow mask.

Device characteristics. Device characteristics were measured using an Agilent 4156C & 4155 Semiconductor Parameter Analyzer and Agilent 4928 Impedance Analyzer. Stress bias measurements were made at room temperature with a constant current bias of 3–5 μA. During the current stress the voltage applied to the gate was shorted to that applied to the drain, and this voltage was adjusted to achieve the required current stress setting. At regular intervals, the stress was temporarily removed in order to record transfer characteristics to monitor the degree of threshold voltage shift. TFT parameters were then extracted as a function of gate voltage using eqn (1).

\[
\mu_{\text{eff}} = \frac{\partial I_D}{\partial V_{GS}} \left( \frac{W}{L} C_{\text{ox}} \right)^{-1}
\]

where, \( I_D \) is the measured drain current, \( W/L \) is the channel width/length, respectively, and \( C_{\text{ox}} \) is the capacitance of the gate dielectric. The threshold voltage, used to measure stress bias shifts, was also obtained from the linear \( I_D-V_{GS} \) curve. The subthreshold slope, \( S, (\text{V} \text{ dec}^{-1}) \) was taken as the minimum value of the inverse slope of the \( \log_{10}(I_D) \) vs. \( V_{GS} \) characteristics. The turn-on voltage was defined as the voltage at which the minimum subthreshold slope occurs. The ON/OFF ratio is defined as the maximum \( I_D \) divided by the minimum \( I_D \) below turn-on. Hysteresis is taken to be the difference between the interpolated gate voltages at 10 nA drain current for the forward and reverse \( I_D-V_{GS} \) traces. Impedance analysis was conducted in N₂ to provide for a controlled testing environment, using an Agilent 4191 Impedance analyzer. Characterization was performed on either MIM, or MIS structures and the capacitance value was extracted by using a simple RC parallel model. Completed devices were made by thermal evaporation of the metal top contact through a shadow mask.

Acknowledgements

We dedicate this article to Dr Timothy Leedham, whose passion for alkoxide chemistry and simple belief for solving difficult problems with basic solutions remains with us after his unexpected departure. We gratefully acknowledge financial support from the European Commission through the POINTS project (FP7-NMP-2010-Small-4). K. Broch acknowledges funding by the German Research Foundation (BR 4869/1-1). We would like to thank W. Jennings (Swagelok Center for Surface Analysis of Materials, OH USA) for 3D TOF Sims, A. Chew and D. Sykes (Loughborough Surface Analysis, UK) for SIMS analysis.
References


4 M. G. Kim, M. G. Kanatzidis, A. Facchetti and T. J. Marks, Nat. Mater., 2011, 10, 382–388.


